



LLHD

A Multi-level Intermediate Representation for Hardware Description Languages

PLDI 2020

Fabian Schuiki¹, Andreas Kurth¹, Tobias Grosser², and Luca Benini¹

¹ Integrated Systems Lab, ETH Zürich

² Scalable Parallel Computing Laboratory, ETH Zürich



LLHD



A Multi-level Intermediate Representation for Hardware Description Languages

PLDI 2020

Fabian Schuiki¹, Andreas Kurth¹, Tobias Grosser², and Luca Benini¹

¹ Integrated Systems Lab, ETH Zürich

² Scalable Parallel Computing Laboratory, ETH Zürich



The Pitch

Chip Design Today

Chip Design Today

Chip Design Today</

Chip Design Today

Chip Design Tomorrow

Time, Con

